Nanjing, China | August 14-16, 2021
+86-13103333332

Call for Papers

HomeCall for Papers

Call for Papers 征稿主题

ICEDA2021-CFP.pdf (Download)

The proposed conference solicits original, unpublished and novel papers for research publication and presentation in research track, and industry/application papers in application track. Articles describing novel ideas in all areas of electron devices and applications are of interest, including the following:

  • CMOS platform technologies
  • Logic device performance and circuit design challenges
  • Advanced process integration schemes and scaling approaches
  • Process module and process control advancements
  • Device technology co-optimization solutions
  • SiGe/Ge channel, GAA nanowire and stacked nanosheet
  • Stacked and monolithic 3D integration
  • BEOL compatible transistors
  • Heterogeneous optoelectronic integration (incl. sources, modulators)
  • High-speed wafer-level photonic-electronic integration
  • Organic and inorganic displays
  • Imagers (high time-resolution, high-sensitivity)

Curabitur libero. Donec facilisis velit est. Phasellus consquat. Aenean vitae quam. Vivam etl nunc. Nunc con sequsem velde metus imperdiet lacinia. Lorem ipsum dolor sit amet consectetur adipisicing elit sed do eiusmod tempor incididunt.

Curabitur libero. Donec facilisis velit est. Phasellus consquat. Aenean vitae quam. Vivam etl nunc. Nunc con sequsem velde metus imperdiet lacinia. Lorem ipsum dolor sit amet consectetur adipisicing elit sed do eiusmod tempor incididunt.

Submit Your Manuscript Now

 

  • Large-scale optoelectronic integration for sensors
  • Thin film transistors, flexible, stretchable, and printed electronics
  • Optoelectronic integration for neuromorphic and quantum computing
  • VCSEL sensors, microLED, flexible displays
  • Technology CAD and benchmarking
  • Memory and alternative computing device modeling
  • Physics-based compact model
  • Atomistic process and device modeling
  • Design-oriented modeling: variability, reliability and yield
  • Atomistic-device hybrid modeling at large scale
  • Advanced integration and packaging modeling
  • Device and interconnect modeling for quantum computing

 

 

Curabitur libero. Donec facilisis velit est. Phasellus consquat. Aenean vitae quam. Vivam etl nunc. Nunc con sequsem velde metus imperdiet lacinia. Lorem ipsum dolor sit amet consectetur adipisicing elit sed do eiusmod tempor incididunt.